Computer-aided fault to defect mapping (CAFDM) for defect diagnosis
نویسندگان
چکیده
Defect diagnosis in random logic is currently done using the stuck-at fault model, while most defects seen in manufacturing result in bridging faults. In this work we use physical design and test failure information combined with bridging and stuck-at fault models to localize defects in random logic. We term this approach computer-aided fault to defect mapping (CAFDM). We build on top of the existing mature stuck-at diagnosis infrastructure. The performance of the CAFDM software was tested by injecting bridging faults into samples of a streaming audio controller chip and comparing the predicted defect locations and layers with the actual values. The correct defect location and layer was predicted in all 9 samples for which scan-based diagnosis could be performed. The experiment was repeated on production samples that failed scan test, with promising results.
منابع مشابه
Defect Localization Using Physical Design and Electrical Test Information
In this work we describe an approach of using physical design and test failure knowledge to localize defects in random logic. We term this approach computer-aided fault to defect mapping (CAFDM). An integrated tool has been developed on top of an existing commercial ATPG tool. CAFDM was able to correctly identify the defect location and layer in all 9 of the chips that had bridging faults injec...
متن کاملNovel Defect Terminolgy Beside Evaluation And Design Fault Tolerant Logic Gates In Quantum-Dot Cellular Automata
Quantum dot Cellular Automata (QCA) is one of the important nano-level technologies for implementation of both combinational and sequential systems. QCA have the potential to achieve low power dissipation and operate high speed at THZ frequencies. However large probability of occurrence fabrication defects in QCA, is a fundamental challenge to use this emerging technology. Because of these vari...
متن کاملVhdl-based Design and Analysis of Defect Tolerant Vlsuwsi Array Architectures
Design and analysis of reconfigurable VLSVWSI array architectures is an increasingly complicated task, especially in evaluating the impact of reconfiguration mechanisms on performance, overhead, and yield. In this paper, we present an integrated computer-aided design environment, the VAR (VHDLbased Array Reconfiguration) system, for the tasks of design, diagnosis, reconfiguration, simulation, a...
متن کاملThe Challenge of Reliability in Future Complex Systems
New issues come from the advent nanometric devices: defect and fault tolerance -at the physical, circuit and most importantly at the system levelis an enabling technology for building reliable nanoelectronic systems. Semiconductor manufacturers are responding to these challenges by introducing a variety of technical innovations, including new manufacture testing methodologies, virtual testing, ...
متن کاملCompact Test Sets for High Defect Coverage - Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
It was recently observed that, in order to improve the defect coverage of a test set, test generation based on fault models such as the single-line stuck-at model may need to be augmented so as to derive test sets that detect each modeled fault more than once. In this work, we report on test pattern generators for combinational circuits that generate test sets to detect each single line stuck-a...
متن کامل